 |
|
| |
Headline (Last 30 Days) Sign Up for SoC News Alert  |
|
 | |
| | |
| | |
| Articles for the Week of May. 23, 2011 | |
| | |
| | |
Featured Article
Guidelines for SystemC - Debugger IntegrationThis paper brings-out generic guidelines for debugger integration with SystemC which can be used for other such similar activities. The paper describes how to spawn the SystemC simulation kernel from the debugger context to ensure the control of the simulation by the debugger. The synchronization of debugger control operations like run, step, stop, etc with the SystemC simulation is described. Breakpoint management for the debugger in the SystemC simulation is also described as part of the paper. |
|
| Additional Articles | |
| | |
| | |
| Articles for the Week of May. 19, 2011 | |
| | |
| | |
Featured Article
Advanced Power Management in Embedded Memory Subsystems This paper addresses minimizing low-power design complexity with power, performance and density optimized IP. It covers the power problem, and the complexity of designing with multiple power domains in SoC designs that contain embedded memory. The paper includes the trade-offs and benefits of various power management features as well as the implementation of the design for superior testability by providing optimal test resource partitioning. |
|
| Additional Articles | |
| | |
| | |
| Articles for the Week of May. 12, 2011 | |
| | |
| | |
Featured Article
Guidelines for Successful SoC Verification in OVM/UVMWith the increasing adoption of OVM/UVM, there is a growing demand for guidelines and best practices to ensure successful SoC verification. This paper will first describe the basic tenets of OVM/UVM, and then it tries to summarize key guidelines to maximize the benefits of using state of the art verification methodology such as OVM/UVM. |
|
| Additional Articles | |
| | |
| | |
| Articles for the Week of May. 05, 2011 | |
| | |
| | |
Featured Article
TLM 2.0 Standard into Action: Designing Efficient Processor Simulators This article presents TRAP (Transactional Automatic Processor generator), an innovative ADL targeted to the creation of fast and flexible simulators based on the SystemC language and on the new OSCI Transaction Level Modeling methodology. The modeling of the LEON2 and LEON3 processors is presented to show and assess the features, performance, and capabilities of TRAP. |
|
| Additional Articles | |
| | |
| | |
| Articles for the Week of Apr. 28, 2011 | |
| | |
| | |
Featured Article
An IP-XACT Deployment Case: IZARN IPThis document presents an IP-XACT deployment case on a complex IP, called IZARN. IZARN is a digital IP which includes an ARM CPU and is targeted to be used in a SoC (System on Chip) for mobile phones. |
|
| © 2011 Design And Reuse All Rights Reserved. No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse. Read our privacy guidelines. Contact us. |
 |
|
|
|