Dumb question maybe, is there a standard way to timeout a simulation that is stuck in an infinite loop that is not consuming time? #SystemVerilog
Not aware of a standard way, but I have seen simulator wrapper scripts with a `timeout' prefix. Also of interest would be a comparison of the approaches used by engineers to debug such issues. Have seen combinational loops in early RTL code frustrate many experienced folks!