Pinned Loading

1. opentitan opentitan Public

   Forked from lowRISC/opentitan

   OpenTitan: Open source silicon root of trust

   SystemVerilog

2. pipelined-riscv-core pipelined-riscv-core Public

   Pipelined RV32I core for a custom SoC

   SystemVerilog 1

3. verilator verilator Public

   Forked from verilator/verilator

   Verilator open-source SystemVerilog simulator and lint system

   SystemVerilog

4. AXI4 AXI4 Public

   SystemVerilog

5. single-cycle-risc-v-core single-cycle-risc-v-core Public

   Verilog