Skip to content
View ahchit's full-sized avatar

Block or report ahchit

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. aib-phy-hardware aib-phy-hardware Public

    Forked from chipsalliance/aib-phy-hardware

    Advanced Interface Bus (AIB) die-to-die hardware open source

    Verilog 2

  2. axi axi Public

    Forked from pulp-platform/axi

    AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

    SystemVerilog 1

  3. zipcpu zipcpu Public

    Forked from ZipCPU/zipcpu

    A small, light weight, RISC CPU soft core

    Verilog 1

  4. zet zet Public

    Forked from marmolejo/zet

    Open source implementation of a x86 processor

    Verilog 1

  5. RTL-Design-For-FPGA RTL-Design-For-FPGA Public

    Forked from adki/RTL-Design-For-FPGA

    Engineering Program on RTL Design for FPGA Accelerator

    VHDL 1

  6. AMBA_AXI_AHB_APB AMBA_AXI_AHB_APB Public

    Forked from adki/AMBA_AXI_AHB_APB

    AMBA bus lecture material

    Verilog