Skip to content
View andreaskurth's full-sized avatar
  • Switzerland
  • 19:38 (UTC +02:00)

Block or report andreaskurth

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. lowRISC/opentitan lowRISC/opentitan Public

    OpenTitan: Open source silicon root of trust

    SystemVerilog 3.3k 998

  2. lowRISC/ibex lowRISC/ibex Public

    Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.

    SystemVerilog 1.9k 726

  3. pulp-platform/axi pulp-platform/axi Public

    AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

    SystemVerilog 1.6k 353

  4. pulp-platform/hero pulp-platform/hero Public archive

    Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and an application-class host CPU, including full-stack software …

    SystemVerilog 115 29