Skip to content
View erendrcnn's full-sized avatar
🎯
Focusing
🎯
Focusing
19 followers · 28 following

Achievements

Achievement: Pair ExtraordinaireAchievement: Pull SharkAchievement: YOLO

Achievements

Achievement: Pair ExtraordinaireAchievement: Pull SharkAchievement: YOLO

Highlights

  • Pro

Block or report erendrcnn

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
erendrcnn/README.md

Hi, I'm Eren Durucan

Full‑Stack & Data Science | TOBB ETÜ Computer Engineering Graduate

Building user‑centric applications and data‑driven solutions.

Connect

LinkedIn Website

Tech Stack

Core Python Java C C++
Web & Mobile Django Firebase Flutter JavaScript React
Data & ML NumPy OpenCV Pandas TensorFlow
Databases MongoDB MySQL PostgreSQL
DevOps & Tools Docker Git Linux
CI/CD & Automation Jenkins UiPath
Systems Arduino CUDA MATLAB Verilog

Profile Views

Popular repositories Loading

  1. iris-recognition-ubiris-v2 iris-recognition-ubiris-v2 Public

    A robust pipeline for iris recognition under challenging conditions using the UBIRIS.v2 dataset. Features synthetic noise simulation, data augmentation, deep learning-based image enhancement, and R…

    Jupyter Notebook 2 2

  2. CSI2110 CSI2110 Public

    Forked from fletchto99/CSI2110

    CSI 2110 Assignments & Work

    Java

  3. Canvas-Painting-Language-Lex-Yacc Canvas-Painting-Language-Lex-Yacc Public

    This is an interpreter for a text canvas painting language. The language is called Peakasso.

    Yacc

  4. Round-Robin-Scheduler-C-Language Round-Robin-Scheduler-C-Language Public

    This program works as a Round-Robin Scheduler that takes commands from the user and simulates the scheduler to run the tasks one by one in one unit of time.

    C

  5. 32-bit-RISC-V-Cpu-Design-Verilog 32-bit-RISC-V-Cpu-Design-Verilog Public

    This RISCV CPU Architecture is designed on the efficient and effective operation of all instructions. However, for simulation purposes, a processor that can work with 15 instructions has been desig…

    Verilog

  6. Cache-Controller-and-Branch-Prediction-Verilog Cache-Controller-and-Branch-Prediction-Verilog Public

    The main memory module implements the memory behavior with a data chunk size of 32 bytes and a 100 cycles operation delay. the cache module contains a state machine that allows 4-byte aligned read/…

    Verilog