Skip to content
View niwis's full-sized avatar

Highlights

  • Pro

Block or report niwis

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. openhwgroup/cva6 openhwgroup/cva6 Public

    The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux

    Assembly 2.5k 800

  2. riscv-collab/riscv-openocd riscv-collab/riscv-openocd Public

    Fork of OpenOCD that has RISC-V support

    C 488 351

  3. seL4/seL4 seL4/seL4 Public

    The seL4 microkernel

    C 5k 703

  4. pulp-platform/cheshire pulp-platform/cheshire Public

    A minimal Linux-capable 64-bit RISC-V SoC built around CVA6

    Verilog 269 69

  5. riscv-admin/timing-fences riscv-admin/timing-fences Public

    Group administration repository for Tech: Microarchitecture Side-Channel Resistant Instruction Spans (uSCR-IS)

    Makefile 2 2