YosysHQ / picorv32
PicoRV32 - A Size-Optimized RISC-V CPU
See what the GitHub community is most excited about this month.
PicoRV32 - A Size-Optimized RISC-V CPU
OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/
Verilog Ethernet components for FPGA implementation
Hardware abstraction library
HDL libraries and projects
The USRP™ Hardware Driver Repository
OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/
opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
A minimal Linux-capable 64-bit RISC-V SoC built around CVA6
The Ultra-Low Power RISC-V Core