Skip to content
View underthenightsky's full-sized avatar

Block or report underthenightsky

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
underthenightsky/README.md
  • 👋 Hi, I’m @underthenightsky

  • 👀 I’m interested in Machine Learning , Artificial Intelligence , Python and Digital Electronics

  • 🌱 I’m currently learning Deep Learning and mastering 3D projects for React and React-Native along with verilog projects

  • 💞️ I’m looking to collaborate on Fullstack, Digital Electronics projects.

  • 📫 How to reach me josephkurianjohn49@gmail.com

Pinned Loading

  1. FitFlex FitFlex Public

    TypeScript

  2. FastAPI_Demo FastAPI_Demo Public

    HTML

  3. Streamify Streamify Public

    CSS

  4. BCD_Adder BCD_Adder Public

    Verilog implementation of a BCD adder along with it's test bench

    Verilog

  5. Find_Patterns Find_Patterns Public

    This project implements a Finite State Machine (FSM) in Verilog to detect the sequence "11" in a serial stream of binary inputs. The FSM is designed as a Mealy machine: the output depends on both t…

    Verilog