Search results

Inefficient handling of initialization to undefined with structs, unions, optionals and error unions

bugObserved behavior contradicts documented or intended behaviorObserved behavior contradicts documented or intended behavior

Status: Open.

#24313 In ziglang/zig;

· vadim-za opened on Jul 1, 2025

self-hosted linker fails to put constant data in the cdata section

bugObserved behavior contradicts documented or intended behaviorObserved behavior contradicts documented or intended behavior

linking

os-linux

Status: Open.

#24312 In ziglang/zig;

· andrewrk opened on Jun 30, 2025

 ·  

urgent

<code>stack_iterator</code> standalone test fails on <code>riscv64-linux</code>

arch-riscv32-bit and 64-bit RISC-V32-bit and 64-bit RISC-V

bugObserved behavior contradicts documented or intended behaviorObserved behavior contradicts documented or intended behavior

os-linux

Status: Open.

#24310 In ziglang/zig;

· alexrp opened on Jun 30, 2025

 ·  

upcoming

Autodoc: std.os.linux.BPF documentation link misdirects

bugObserved behavior contradicts documented or intended behaviorObserved behavior contradicts documented or intended behavior

Status: Open.

#24309 In ziglang/zig;

· GiuseppeCesarano opened on Jun 30, 2025

Native build fails on Ubuntu on armhf

bugObserved behavior contradicts documented or intended behaviorObserved behavior contradicts documented or intended behavior

Status: Open.

#24308 In ziglang/zig;

· pushkarnk opened on Jun 30, 2025

Misleading message "error: tuple field has a name" when forgetting <code>const</code>

error messageThis issue points out an error message that is unhelpful and should be improved.This issue points out an error message that is unhelpful and should be improved.

Status: Open.

#24305 In ziglang/zig;

· JanBeh opened on Jun 30, 2025

<code>runtime_shrExact_overflow</code> langref test fails on RISC-V

arch-riscv32-bit and 64-bit RISC-V32-bit and 64-bit RISC-V

backend-llvmThe LLVM backend outputs an LLVM IR Module.The LLVM backend outputs an LLVM IR Module.

docs

miscompilationThe compiler reports success but produces semantically incorrect code.The compiler reports success but produces semantically incorrect code.

upstreamAn issue with a third party project that Zig uses.An issue with a third party project that Zig uses.

Status: Open.

#24304 In ziglang/zig;

· alexrp opened on Jun 30, 2025

 ·  

unplanned

<code>AcceptError.ConnectionAborted</code> and <code>AcceptError.ConnectionResetByPeer</code> are redundant

Status: Open.

#24303 In ziglang/zig;

· JanBeh opened on Jun 30, 2025

<code>vector division operators</code> behavior test fails on RISC-V with vector support

arch-riscv32-bit and 64-bit RISC-V32-bit and 64-bit RISC-V

backend-llvmThe LLVM backend outputs an LLVM IR Module.The LLVM backend outputs an LLVM IR Module.

bugObserved behavior contradicts documented or intended behaviorObserved behavior contradicts documented or intended behavior

miscompilationThe compiler reports success but produces semantically incorrect code.The compiler reports success but produces semantically incorrect code.

upstreamAn issue with a third party project that Zig uses.An issue with a third party project that Zig uses.

Status: Open.

#24301 In ziglang/zig;

· alexrp opened on Jun 30, 2025

 ·  

unplanned

<code>bit_set.decltest.IntegerBitSet</code> fails on RISC-V with vector support enabled

arch-riscv32-bit and 64-bit RISC-V32-bit and 64-bit RISC-V

backend-llvmThe LLVM backend outputs an LLVM IR Module.The LLVM backend outputs an LLVM IR Module.

bugObserved behavior contradicts documented or intended behaviorObserved behavior contradicts documented or intended behavior

miscompilationThe compiler reports success but produces semantically incorrect code.The compiler reports success but produces semantically incorrect code.

upstreamAn issue with a third party project that Zig uses.An issue with a third party project that Zig uses.

Status: Open.

#24300 In ziglang/zig;

· alexrp opened on Jun 30, 2025

 ·  

unplanned

<code>std.crypto.salsa20</code> tests fail on RISC-V with vector support enabled

arch-riscv32-bit and 64-bit RISC-V32-bit and 64-bit RISC-V

backend-llvmThe LLVM backend outputs an LLVM IR Module.The LLVM backend outputs an LLVM IR Module.

bugObserved behavior contradicts documented or intended behaviorObserved behavior contradicts documented or intended behavior

miscompilationThe compiler reports success but produces semantically incorrect code.The compiler reports success but produces semantically incorrect code.

Status: Open.

#24299 In ziglang/zig;

· alexrp opened on Jun 30, 2025

 ·  

urgent

std.posix.getsockopt() fails to set optlen value

bugObserved behavior contradicts documented or intended behaviorObserved behavior contradicts documented or intended behavior

Status: Open.

#24293 In ziglang/zig;

· blblack opened on Jun 29, 2025